An innovative Vision System for Industrial Applications

Ricardo Ribalda Delgado Supervised by: Prof. Javier Garrido Salas

Outline

Introduction

Goals


Requirement Analysis

Generic Computer Vision System

Validation


Conclusion and future work


Creation of the CCD







SRI Vision Module










Custom-designed computer vision systems are being applied to specific manufacturing tasks. Current development may lead to <u>general-purpose systems for a</u> <u>broad range of industrial applications.</u>

Gerald J. Agin, 1980

Stanford Research Institute

Agin, Gerald J. "Computer vision systems for industrial inspection and assembly." *Computer* 5 (1980): 11-20.
















 None NoGrade
 None None No.

 RL 142.2 RW 73.8 FT 11.9 LP 58%
 RL 150.4 RW 84

 Selections: NoGrade None 59% Y








Industrial Computer Vision

Great computing demands

Low latency

High profit margin

New opportunities every day



Application Development

Multidisciplinary

Uncertaint

Closed market

Incomparable results

Single use components



Goals

General Purpose Computer Vision System

Reusable parts

Comparable results

Wide Spectrum of applications

Based on Open Source

Requirement Analysis



System on Chip




FPGA

Biometric System on Token

Texas OMAP4 SOC

Fingerprint Acquisition System

Virtex 4 FPGA



CPU + GPU

Bidimensional Interferometer

Nvidia Tesla GPU


System on Chip Computer Vision System

Application: Fingerprint matching

Hardware: Nokia N800 based on Texas Instruments OMAP 3 SOC

Software: NBIS fingerprint processing software

Goal: 2 seconds per transaction



System on Chip Computer Vision System

Pros

Auditable Open Source stack

Integrated DSP

Mature API

COTS Hardware

Cons

Small selection of sensors

Limited computer resources

Non updatable hardware

No direct access to the sensor


Application: Acquisition of fingerprints in 3D


Sensor: Vector BCI 6 Mpix Mono

Hardware: Custom System based on Virtex 4 FX FPGA

Software: Custom Linux Distribution

Goals: Low latency auditable







NJ National Institute of Justice

20

Pros

Image Preprocessing Capabilities

Low level access to the sensor

Open Source Stack

Cons

Highly coupled to the selected sensor

Low Performance CPU


Custom sensor API

No Image Processing Software Stack

Slow Development Cycle


GPU + CPU Computer Vision System


<u>Application:</u> Atmospheric research
<u>Hardware:</u> x86 + NVIDIA GPU
<u>Software:</u> C+CUDA
<u>Goal:</u> real time processing






GPU + CPU Computer Vision System







GPU + CPU Computer Vision System

Pros

Great computing power

High level of parallelization

200x faster than reference implementation

Simple programming (C based)

Cons

Lack of Computer Vision Stack

No image preprocessing

Highly coupled to the selected sensor


Nvidia specific programming language



Generic Computer Vision System




Modular Structure



QT5022



QT5022: head




CCD: 1, 3 and 5 sensors CMOS: 2, 4, 8 and 12 Mpix Roic: InGaAs and microbolometer Dual eye: CMOS SONY CMOSIS







Hardware



QT5022: body




Image processing pipeline: Spartan 6 / Kintex

Processing unit: AMD APU

Acceleration unit: GPU





Hardware





Image Processing Pipeline

PCIe interface to the Processing Unit

Plenty of resources available


2 implementations:


Reconfigurable




Frame Generator









Sensor Abstraction
Synchronization
Data readout
Debayer
Fixed Pattern Noise







Hardware



Processing Unit

AMD APU G-T65N:


- 2 x 1.65 GHz x86 cores
- 1x Radeon 6320 GPU

Memory: 4 GiB DDR2 RAM


Dual Port Intel Gigabit Ethernet

Fintek Serial Port






Hardware




Acceleration Unit / OpenCL


Massive number of threads

Hardware agnostic: Implemented by GPU, DSP, CPU or FPGA



Acceleration Unit






Acceleration Unit


Agilent Technologies TUE JUN 16 14:24:55 2015											
1	200%/	2	3	4	•	🔆 0.0s	200.05/	′ Stop	TV 📘	Field1	
						-					
										1	
		i den aan oo balaan aan ah wa		1999, 1999, 1999, 1999, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 1997, 19		- ter - ente telte le	1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 -	1949 (1959) - 1949 1949 - 1949 - 1949 1949 - 1949 - 1949	al e - en a se a constant de se a la constant a general de se a constant de se participada		
	Measure RMS(1): Avg(1):	Curre 510. 501.	8mA	Mean 511.53r 502.20r	Min nA 507 nA 498	.3mA .3mA	Max 516.5mA 506.8mA		ev 36mA 30mA	Count 3 3	
1.											
RMS(1): 510.8mA Avg(1): 501.5mA											
Source					Setting	is Cl	ear Meas	Sta	tistics		

Modular Structure



Software






Kernel

All Open Source (except video drivers)


2 approaches:

- manufacturer tree
- upstream





Video4Linux




Video4Linux

Red Balance	 16384
Blue Balance	 16384
Gain	0
Horizontal Flip	"
Horizontai Filp	🔛 Horizontal Flip
Vertical Flip	
verueeurnp	🗹 Vertical Flip
Dropped Frames	86
Waiting Frames	
Waiting Frames	
Max Frame Queue	8
Sensor Type	CMV12000v2 Bayer
Sensor Serial	00000000000
Bitstream Version	176
Reset Pipeline	Reset Pipeline
Resetripenne	Reset Pipeline
Head I2C Address	81
Head I2C Bus	0
Green Balance	16384
	10364
IR1 Balance	16384
	10004
IR2 Balance	16384
	10004
Compact Balance	16384
Red Offset	0
Green Offset	0
Blue Offset	0
IR1 Offset	0
	(
IR2 Offset	0
Compact Offset	0
Trigger Mode	Self Timed 🔹
Suna Dhaga	
Sync Phase	ji U
Invert Flash Polarity	Invert Flash Polarity
Invert Trigger Polarity	Invert Trigger Polarity

ADC Gain	0						
Offset	530						
Manual Trigger	Manual Trigger						
External Trigger Delay	0						
External Trigger Overflow	External Trigger Overflow						
Sensor Temperature	26285						
, Sensor remperature							
V Ramp	104						
Horizontal Binning	1						
Vertical Binning	1						
Bayer Skipping	🗷 Bayer Skipping						
Fixed Pattern Noise	1 Dimension: 4096 elements						
Correction	Addr: 0 Value: 16384 Set Get						
Number of Channels	4						
Sensor Bit Mode	10 🔻						
Disable Floor							
Disable Flash	🖾 Disable Flash						
Distortion Map	Distortion Map						
Gain Map	🔲 Gain Map						
Extra Gain for Gain Map	1						
Distortion buffer size	94208						
FIFO size	1024						
Minimum FIFO level	1023						
Xform HELIP							
	II Xform HFLIP						
Lens Active	Cens Active						
Lens Name	LUMIX G VARIO PZ 14-42/F3.5-5.6						
; Lens Name							
Lens Version	101						
Focus	0						
Focal Length	15000						
Aportura							
Aperture	3742						
Camera Controls							
Exposure Time, Absolute	50000						

Multitype	
Cache	
Atomic	
Arrays	
Events	
Error Flags	*

Video4Linux








FIGURE 39: EXAMPLE OF 4 MULTIPLE FRAMES READ-OUT

Yocto Project





Computer Vision Stack



Goals Recap

Pros

Auditable Open Source stack

Integrated DSP

Mature API

Image Preprocessing Capabilities

Real time performance

Highly Parallel Architecture

Easy Programming

COTS Hardware

Cons

Small selection of sensors

Limited computer resources

Non updatable hardware

No direct access to the sensor

No image preprocessing

Custom sensor API

No Image Processing Software Stack

Slow Development Cycle

Business Model





Applications




Potato Grader Batch analyzer

Checkweigher

Spectral Camera


Potato Grader









Potato Grader









Potato Grader

28 tons per hour

13 categories

1 mm² resolution







Hiden Neuron Output



Hyperspectral Camera











Hyperspectral Camera




Hyperspectral Camera




Conclusion and Future Work





Original Contributions





Gerald J. Agin Alike System

Pros

Auditable Open Source stack

Integrated DSP

Mature API

Image Preprocessing Capabilities

Real time performance

Highly Parallel Architecture

Easy Programming

COTS Hardware

Cons

Small selection of sensors

Limited computer resources

Non updatable hardware

No direct access to the sensor

No image preprocessing

Custom sensor API

No Image Processing Software Stack

Slow Development Cycle

Scientific Communication

Ribalda, R., De Rivera, G. G., De Castro, Á., & Garrido, J. (2010). A mobile biometric system-on-token system for signing digital transactions. IEEE Security & Privacy, (2), 13-19.

Ribalda, R., De Castro, A., Glez-de-Rivera, G., & Garrido, J. (2008, March). Open and Reconfigurable System on Chip Architecture with Hardware and Software Preprocessing Capabilities Used for Remote Image Acquisition. In Programmable Logic, 2008 4th Southern Conference on (pp. 167-172). IEEE

Kleinert, A., Friedl-Vallon, F., Guggenmoser, T., Höpfner, M., Neubert, T., **Ribalda, R**., ... & Preusse, P. (2014). Level 0 to 1 processing of the imaging Fourier transform spectrometer GLORIA: generation of radiometrically and spectrally calibrated spectra. Atmospheric measurement techniques, 7(12), 4167-4184.

Ribalda, R. The Art of Counting Potatoes with Linux. Embedded Linux Conference Europe (2015). Linux Foundation. Dublin

Specialized Press

Madsen, K. & **Ribalda.R** (2015, February). APU vs. FPGA Was setzt sich bei intelligenten Kameras durch?. inVision. TeDo Verlag Germany.

Madsen, K. & **Ribalda.R** (2015, August) APUs vs FPGAs: The Battle for Smart Camera Processing Supremacy. Electronic Design, Penton Electronics Group, USA

Standardization Process



Ribalda, R. (2014, October) New V4L2 API Proposals: Multiple timestamps & Dead pixels. Linux Media Summit Summit, Linux Foundation. Düsseldorf

Ribalda, R. (2013, November) New V4L2 API: Multiple selections. Linux Kernel Media Workshop, Kernel Summit, Linux Foundation. Edinburgh

Open Source Contributions

Linux Kernel: 172 contributions merged. Including a 9+ year old bug. 2nd Spanish Contributor by number of patches.

U-boot: 25 contributions. Maintainer of Virtex PowerPC boards.

Yocto project: 17 contributions. Supporting organization of the project.

v4l-utils/libv4l2: 7 contributions.

Flashrom: Support for the first board with EEprom memory.

Gerbil: 2 contributions

Clpeak: 2 contributions.

Video Lan Client: 1 contribution.

Future Work

Image Processing Pipeline: High Level Synthesis

Processing Unit: Full Open source

Sensor Interface: USB3

Standardisation


Open Discussion



An innovative Vision System for Industrial Applications


Thanks!

Batch Analyzer







Batch Analyzer



Batch Analyzer




Checkweigher





Checkweigher






Checkweigher



Detects and separates bags too close to each other

Clock Synchronization



NTP

76

PTP